


COMPAL
CONFIDENTIAL
MODEL NAME : CAP10
PCB NO : LA-E321P
BOM P/N : 451A4X31L01
GPIO MAP: Gen7 GPIO Master_XXXX

CRANE17
Kaby Lake H-type (2 chip)
REV : 1.0(A00)
2016.11.30
@ : Nopop Component
EMC@ : EMI/ESD/RF part
CONN@ : Connector Component
XDP@ : Total debug Component (pop them until ST)
TB@ : Thunderbolt function

Layout Dell logo



COPYRIGHT 2014
ALL RIGHT RESERVED
REV: X00
PWB: XXXXX
DATE: 1403-06

PCB 1TT LA-E321P REV1 M8	
Part Number	Description
DAA000CT010	PCB 1TT LA-E321P REV1 M8

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Cover Sheet			
Title	LA-E321P		
Size	Document Number	Rev 1.0	
Date	Wednesday, November 30, 2016	Sheet	1 of 72

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE			RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M1	LOW	LOW	HIGH	LOW	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M1	LOW	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State	power plane	+PWR_SRC +5V_ALW +3.3V_ALW +3.3V_ALW2 +3.3V_ALW_DSW +3.3V_ALW_PCH +3.3V_RTC_LDO +1.8V_ALW +1.0V_PRIM	+3.3V_SUS +1.2V_MEM +2.5V_MEM +1.0V_VCCST	+5V_RUN +3.3V_RUN +1.5V_RUN +0.675V_DDR_VTT +3.3V_MXM +5V_MXM +MXM_PWR_SRC	(M-OFF) +VCC_CORE +VCC_EDRAM +VCC_EOPIO +VCC_GTU +VCC_GT +1.0V_VCCSTG +VCC_SA
S0		ON	ON	ON	ON
S3		ON	ON	OFF	OFF
S5 S4/AC		ON	OFF	OFF	OFF
S5 S4/AC don't exist		OFF	OFF	OFF	OFF

SATA	DESTINATION
SATA 0	2280 SSD
SATA 1	Dock
SATA 2	
SATA 3	SATAe HDD
SATA 4	2280 SSD
SATA 5	

Stack up

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil
			SolderMask	IT-158
			Add Plating	
1	Top	3.7	Copper foil	0.5oz
2	GND/PWR	3.7	Prepreg	1080
		3.7	Copper foil	1oz
3	Sig 1	4.1	Core	4mil
		4.1	Copper foil	1oz
4	GND/PWR	3.7	Prepreg	2116Mx2
		3.7	Copper foil	1oz
5	Sig 2	3.8	Core	4mil
		3.8	Copper foil	1oz
6	GND/PWR	4.1	Prepreg	1080Hx2
		4.1	Copper foil	1oz
7	Sig 3	3.7	Core	4mil
		3.7	Copper foil	1oz
8	GND/PWR	4.1	Prepreg	2116Mx2
		4.1	Copper foil	1oz
9	Sig 4	3.7	Core	4mil
		3.7	Copper foil	1oz
10	GND/PWR	3.7	Prepreg	1080
		3.7	Copper foil	0.5oz
	Bottom		Add Plating	
			SolderMask	
Overall Thickness (1.45mm ± 10%)				57.09

USB3.0	DESTINATION
Port 1	Left Side JUSB1
Port 2	M.2 Slot-2 (WWAN/LTE/Cache)
Port 3	Right Side JUSB1
Port 4	Right Side JUSB2
Port 5	Right Side JUSB3
Port 6	Docking

PCH	USB PORT#	DESTINATION
	1	Left Side JUSB1
	2	Right Side JUSB1
	3	Right Side JUSB2
	4	Right Side JUSB3
	5	Docking USB3.0
	6	M.2 Slot-1 (BT)
	7	Docking USB 2.0
	8	M.2 Slot-2 (WWAN/LTE/HCA)
	9	NA
	10	USH
	11	Camera
	12	NA
	13	NA
	14	NA


USH		
	0	BIO
	1	NA

PCI EXPRESS	DESTINATION
Lane 1	NA
Lane 2	M.2 Slot-1 (WLAN/Wigig)
Lane 3	MMI(Card reader)
Lane 4	10/100/1G LOM
Lane 5~8	TBT-Alpine Ridge
Lane 9~12	SSD 2280/ Optane
Lane 13	M.2 Slot-2 (WWAN/LTE/Cache)
Lane 15~16	HDD SATA-Express
Lane 17~20	SSD 2280/ Optane


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title	Index and Config.		
Size	Document Number	LA-E321P	Rev 1.0
Date:	Wednesday, November 30, 2016	Sheet 3	of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		Power Rail	
Size	Document Number	LA-E321P	
Date	Wednesday, November 30, 2016	Sheet	4 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

SMBUS Address [0x9a]



SMBUS Address
SMB_ADM1032: 0x98
SMB_DIAG_DUMP: 0x04
SMB_DIAG_DUMP2: 0x05
SMB_BLACKTOP: 0x60

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SMBUS Boick Diagram

LA-E321P

Date: Wednesday, November 30, 2016 Sheet 5 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PEG_CRX_C_GTX_P[0..15] << PEG_CRX_C_GTX_P[0..15] <18>
PEG_CRX_C_GTX_N[0..15] << PEG_CRX_C_GTX_N[0..15] <18>
PEG_CTX_C_GRX_P[0..15] >> PEG_CTX_C_GRX_P[0..15] <18>
PEG_CTX_C_GRX_N[0..15] >> PEG_CTX_C_GRX_N[0..15] <18>

CPU1C SKYLAKE_HALO Rev_1.0									
PEG_CRX_C_GTX_P15	CC32	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P15	E25	PEG_RXP[0]
PEG_CRX_C_GTX_N15	CC16	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N15	D25	PEG_RXN[0]
PEG_CRX_C_GTX_P14	CC31	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P14	E24	PEG_RXP[1]
PEG_CRX_C_GTX_N14	CC15	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N14	F24	PEG_RXN[1]
PEG_CRX_C_GTX_P13	CC30	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P13	E23	PEG_RXP[2]
PEG_CRX_C_GTX_N13	CC14	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N13	D23	PEG_RXN[2]
PEG_CRX_C_GTX_P12	CC29	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P12	E22	PEG_RXP[3]
PEG_CRX_C_GTX_N12	CC13	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N12	F22	PEG_RXN[3]
PEG_CRX_C_GTX_P11	CC28	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P11	E21	PEG_RXP[4]
PEG_CRX_C_GTX_N11	CC12	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N11	D21	PEG_RXN[4]
PEG_CRX_C_GTX_P10	CC27	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P10	E20	PEG_RXP[5]
PEG_CRX_C_GTX_N10	CC11	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N10	F20	PEG_RXN[5]
PEG_CRX_C_GTX_P9	CC26	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P9	E19	PEG_RXP[6]
PEG_CRX_C_GTX_N9	CC10	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N9	D19	PEG_RXN[6]
PEG_CRX_C_GTX_P8	CC25	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P8	E18	PEG_RXP[7]
PEG_CRX_C_GTX_N8	CC9	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N8	F18	PEG_RXN[7]
PEG_CRX_C_GTX_P7	CC24	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P7	D17	PEG_RXP[8]
PEG_CRX_C_GTX_N7	CC8	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N7	E17	PEG_RXN[8]
PEG_CRX_C_GTX_P6	CC23	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P6	F16	PEG_RXP[9]
PEG_CRX_C_GTX_N6	CC7	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N6	E16	PEG_RXN[9]
PEG_CRX_C_GTX_P5	CC22	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P5	D15	PEG_RXP[10]
PEG_CRX_C_GTX_N5	CC6	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N5	E15	PEG_RXN[10]
PEG_CRX_C_GTX_P4	CC21	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P4	F14	PEG_RXP[11]
PEG_CRX_C_GTX_N4	CC5	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N4	E14	PEG_RXN[11]
PEG_CRX_C_GTX_P3	CC20	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P3	D13	PEG_RXP[12]
PEG_CRX_C_GTX_N3	CC4	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N3	E13	PEG_RXN[12]
PEG_CRX_C_GTX_P2	CC19	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P2	F12	PEG_RXP[13]
PEG_CRX_C_GTX_N2	CC3	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N2	E12	PEG_RXN[13]
PEG_CRX_C_GTX_P1	CC18	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P1	D11	PEG_RXP[14]
PEG_CRX_C_GTX_N1	CC2	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N1	E11	PEG_RXN[14]
PEG_CRX_C_GTX_P0	CC17	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_P0	F10	PEG_RXP[15]
PEG_CRX_C_GTX_N0	CC1	2	1	0.22U	0402	10V6K	PEG_CRX_GTX_N0	E10	PEG_RXN[15]

Rev_1.0

SKL-H_BGA1440

3 OF 14

PEG_COMP


G2

PEG_RCOMP

B8	DMI_CTX_PRX_P0	DMI_CTX_PRX_P0	<20>
A8	DMI_CTX_PRX_N0	DMI_CTX_PRX_N0	<20>
C6	DMI_CTX_PRX_P1	DMI_CTX_PRX_P1	<20>
B6	DMI_CTX_PRX_N1	DMI_CTX_PRX_N1	<20>
B5	DMI_CTX_PRX_P2	DMI_CTX_PRX_P2	<20>
A5	DMI_CTX_PRX_N2	DMI_CTX_PRX_N2	<20>
D4	DMI_CTX_PRX_P3	DMI_CTX_PRX_P3	<20>
B4	DMI_CTX_PRX_N3	DMI_CTX_PRX_N3	<20>

DMI_RXP[0]	DMI_RXN[0]
DMI_RXP[1]	DMI_RXN[1]
DMI_RXP[2]	DMI_RXN[2]
DMI_RXP[3]	DMI_RXN[3]

DMI_TXP[0]	DMI_TXN[0]
DMI_TXP[1]	DMI_TXN[1]
DMI_TXP[2]	DMI_TXN[2]
DMI_TXP[3]	DMI_TXN[3]



CAD Note:
Trace width=12 mils
,Spacing=15mils
Max length= 400 mils.


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			SKYLAKE-H (1/8)
Size	Document Number	LA-E321P	
Date:	Wednesday, November 30, 2016	Sheet	6 of 72





Dock Port1

TBT

mDP/TBT


CPU1D SKYLAKE_HALO

Rev_1.0


SKL-H_BGA1440

4 OF 14

COMPENSATION PU FOR
eDP



CAD Note:Trace width=20 mils
,Spacing=25mil,
Max length=100 mils.






DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title		SKYLAKE-H (4/8)	
Size	Document Number	LA-E321P	
Date:	Wednesday, November 30, 2016	Sheet	9 of 72
		Rev	1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SKYLAKE-H (5/8)

LA-E321P

Wednesday, November 30, 2016

Sheet 10 of 72

File

Size








Document Number

Date




Rev

1.0


JDIMM1 STD Type H=9.2

+2.5V_MEM 

+12V MEM		+12V MEM	
1	1	V551	V552
2	2	D05	D04
3	3	V553	V554
4	4	D01	D02
5	5	V555	V556
6	6	D03	D06
7	7	V557	V558
8	8	D07	D08
9	9	V559	V560
10	10	D09	D10
11	11	V561	V562
12	12	D11	D12
13	13	V563	V564
14	14	D13	D14
15	15	V565	V566
16	16	D15	D16
17	17	V567	V568
18	18	D17	D18
19	19	V569	V570
20	20	D19	D20
21	21	V571	V572
22	22	D21	D22
23	23	V573	V574
24	24	D23	D24
25	25	V575	V576
26	26	D25	D26
27	27	V577	V578
28	28	D27	D28
29	29	V579	V580
30	30	D29	D30
31	31	V581	V582
32	32	D31	D32
33	33	V583	V584
34	34	D33	D34
35	35	V585	V586
36	36	D35	D36
37	37	V587	V588
38	38	D37	D38
39	39	V589	V590
40	40	D39	D40
41	41	V591	V592
42	42	D41	D42
43	43	V593	V594
44	44	D43	D44
45	45	V595	V596
46	46	D45	D46
47	47	V597	V598
48	48	D47	D48
49	49	V599	V600
50	50	D49	D50
51	51	V601	V602
52	52	D51	D52
53	53	V603	V604
54	54	D53	D54
55	55	V605	V606
56	56	D55	D56
57	57	V607	V608
58	58	D57	D58
59	59	V609	V610
60	60	D59	D60
61	61	V611	V612
62	62	D61	D62
63	63	V613	V614
64	64	D63	D64
65	65	V615	V616
66	66	D65	D66
67	67	V617	V618
68	68	D67	D68
69	69	V619	V620
70	70	D69	D70
71	71	V621	V622
72	72	D71	D72
73	73	V623	V624
74	74	D73	D74
75	75	V625	V626
76	76	D75	D76
77	77	V627	V628
78	78	D77	D78
79	79	V629	V630
80	80	D79	D80
81	81	V631	V632
82	82	D81	D82
83	83	V633	V634
84	84	D83	D84
85	85	V635	V636
86	86	D85	D86
87	87	V637	V638
88	88	D87	D88
89	89	V639	V640
90	90	D89	D90
91	91	V641	V642
92	92	D91	D92
93	93	V643	V644
94	94	D93	D94
95	95	V645	V646
96	96	D95	D96
97	97	V647	V648
98	98	D97	D98
99	99	V649	V650
100	100	D99	D100
101	101	V651	V652
102	102	D101	D102
103	103	V653	V654
104	104	D103	D104
105	105	V655	V656
106	106	D105	D106
107	107	V657	V658
108	108	D107	D108
109	109	V659	V660
110	110	D109	D110
111	111	V661	V662
112	112	D111	D112
113	113	V663	V664
114	114	D113	D114
115	115	V665	V666
116	116	D115	D116
117	117	V667	V668
118	118	D117	D118



	SA0	SA1	SA2
* DIMM2	0	0	0
DIMM4	0	1	0
DIMM1	1	0	0
DIMM3	1	1	0



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.

DDRIII-SODIMM SLOT2

LA-E321P





Date: Wednesday, November 30, 2016 Sheet 15 of 72

Rev	
-----	--


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

+1.2V MEM DIMM4






The schematic shows a signal line labeled **TBT_CIO_PLUG_EVENT#**. A green box highlights the **+3.3V_ALW** supply. A resistor, labeled **RH341** with a value of **10K_0402_5%**, connects the supply to the signal line. The signal line is marked with a '1' at the resistor connection and a '2' further along.




C don't read GFX Temp.in GC6
Read: Low: Don't read

WWAN

M.2 SSD
Slot#4




3 OF 12



SATA Express

--	--

SPSGP0	1	M2_SLOT3_PEDET	0=SATA	1=PCIE
SPSGP3	0	SATA_EXP_IFDET	0=SATA	1=PCIE
SPSGP4	0	M2_SLOT4_PEDET	0=SATA	1=PCIE




Compal Electronics, Inc.



Title			
SKYLAKE PCH-H (1/9)			
Size	Document Number		Rev
	LA-E321P		1.0
Date:	Wednesday, November 30, 2016		Sheet 19 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

5/5 update



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.







File SKYLAKE PCH-H (2/9)

Size Document Number LA-E321P Rev 1.0

Date: Wednesday, November 30, 2016 Sheet 20 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY







Compal Electronics, Inc.

SKYLAKE PCH-H (5/9)

LA-E321P


Thursday, December 08, 2016

Sheet 23 of 72



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Title	
SKYLAKE PCH-H (8/9)	
Size	Document Number
LA-E321P	
Rev	
1.0	
Date:	Wednesday, November 30, 2016
Sheet	26 of 72






DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title			
SKYLAKE PCH-H (9/9)			
Size	Document Number	Rev	
	LA-E321P	1.0	
Date:	Wednesday, November 30, 2016	Sheet	27 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title				FAN control			
Size	Document Number						Rev
	LA-E321P						1.
Date:	Wednesday, November 30, 2016			Sheet	28	of	72



SW	Input
H	IN2
L (Default)	IN1






```
PC1 = Output swing adjustment
L: default
H: +20%
M: -16.7%
```





Title			
eDP MUX (PS8331)			
Size	Document Number		Rev
	LA-E321P		1.0
Date:	Wednesday, November 30, 2016	Sheet 29 of 72	

Close to JEDP1



5/5 update



Close to JEDP1




Touch Screen



back to TS only

LCD Power





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File	eDP / CAM / TS
Size	Document Number
Date	Thursday, December 08, 2016
Sheet	30 of 72
Rev	1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



INy_PEQ = Programmable input equalization levels
 L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2
 H: HEQ, compensate channel loss up to 14.5dB @ HBR2
 M: LLEQ, compensate channel loss up to 8.5dB @ HBR2

INy_AEQ# = Automatic EQ disable
 L: Automatic EQ enable (default)
 H: Automatic EQ disable

PI0 = Auto test enable
 L: Auto test disable & input offset cancellation enable (default)
 H: Auto test enable & input offset cancellation enable
 M: Auto test disable & input offset cancellation disable

PC0 = AUX interception disable
 L: AUX interception enable, driver configuration is set by link training (default)
 H: AUX interception disable, driver output with fixed 800mV and 0dB
 M: AUX interception disable, driver output with fixed 400mV and 0dB

PC1 = Output swing adjustment
 L: default
 H: +20%
 M: -16.7%

PBA_GPU_SEL#; 0: MXM ; 1: i-GPU

SW	Input
H	IN2
L (Default)	IN1






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

MXM/CPU MUX(PS8331)

File	Document Number	Rev
LA-E321P	LA-E321P	1.0
Date	Wednesday, November 30, 2016	Sheet 31 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Port switching control or priority configuration. Internal pull down ~150KΩ, 3.3V IO
 For Control Switching Mode (CFG0 = L):
 SW = L: Port1 is selected (default)
 SW = H: Port2 is selected


For Automatic Switching Mode (CFG0 = H): (By OUT1_HPD and OUT2_HPD)
 SW = L: Port1 has higher priority when both ports are plugged (default)
 SW = H: Port2 has higher priority when both ports are plugged

	H	L
CFG0	V	
SW		V

Dock has high priority when both ports plugged

Docking port2

MUX






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
DP DeMUX (PS8338)			
File	Document Number	Rev	1.0
Date	Wednesday, November 30, 2016	Sheet	32 of 72




7/7 update
Swap Lane2 N/P for incorrect symbol
9/13 Update correct symbol


mDP

DX_SEL	Input
H	Port B
L (Default)	Port A

```
SW5_DP_CA_DET;  
0: DP; 1: HDMI
```

AUX_SEL	To/From
H	DDC
L (Default)	AUX





INy_PEQ = Programmable input equalization levels
 L: default, LEQ, compensate channel loss up to 11.5dB @ HBR2
 H: HEQ, compensate channel loss up to 14.5dB @ HBR2
 M: LLEQ, compensate channel loss up to 8.5dB @ HBR2

INy_AEQ# = Automatic EQ disable
 L: Automatic EQ enable (default)
 H: Automatic EQ disable

PI0 = Auto test enable
 L: Auto test disable & input offset cancellation enable (default)
 H: Auto test enable & input offset cancellation enable
 M: Auto test disable & input offset cancellation disable

PC0 = AUX interception disable
 L: AUX interception enable, driver configuration is set by link training (default)
 H: AUX interception disable, driver output with fixed 800mV and 0dB
 M: AUX interception disable, driver output with fixed 400mV and 0dB

PCI = Output swing adjustment
 L: default
 H: +20%
 M: -16.7%

DELL CONFIDENTIAL/PROPRIETARY


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

VGA CONN

File
 Size Document Number
 LA-E321P
 Date: Wednesday, November 30, 2016 Sheet 34 of 72 Rev 1.0



For Realtek Solution

Operation Mode Table			
		POL1(P10)	
		0	1
POL2 (P9)	0	X	X
	1	ROM	Flash

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2016/01/01	Deciphered Date	2017/01/01	Title	DP to VGA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E321P
				Date:	Wednesday, November 30, 2016
				Sheet	35 of 72

From MXM
From convertor

<18> RED_MXM
<18> GREEN_MXM
<18> BLUE_MXM
<18> HSYNC_MXM
<18> VSYNC_MXM
<18> DAT_DDC2_MXM
<18> CLK_DDC2_MXM

<35> RED_CONVERTER
<35> GREEN_CONVERTER
<35> BLUE_CONVERTER
<35> HSYNC_CONVERTER
<35> VSYNC_CONVERTER
<35> DAT_DDC2_CONVERTER
<35> CLK_DDC2_CONVERTER

RED_MXM
GREEN_MXM
BLUE_MXM
HSYNC_MXM
VSYNC_MXM
DAT_DDC2_MXM
CLK_DDC2_MXM

RED_CONVERTER
GREEN_CONVERTER
BLUE_CONVERTER
HSYNC_CONVERTER
VSYNC_CONVERTER
DAT_DDC2_CONVERTER
CLK_DDC2_CONVERTER

B0
B1
B2
B3
B4
B5
B6

C0
C1
C2
C3
C4
C5
C6

TS3V712ERTGR_QFN32_6X3

VDD
VDD
VDD
VDD
VDD

UV16

A0
A1
A2
A3
A4
A5
A6

RED_DOCK
GREEN_DOCK
BLUE_DOCK
HSYNC_DOCK
VSYNC_DOCK
DAT_DDC2_DOCK
CLK_DDC2_DOCK

RED_DOCK <45>
GREEN_DOCK <45>
BLUE_DOCK <45>
HSYNC_DOCK <45>
VSYNC_DOCK <45>
DAT_DDC2_DOCK <45>
CLK_DDC2_DOCK <45>

NEW_MXM_SELECT <47>


SEL1
SEL2

GND
GND
GND
GND
GPAD

3
11
28
31
33

To VGA DOCK

MXM_SELECT	Chanel	Source
0	A=B1	MXM_VGA
1	A=B2	CONVERTER



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




VGA SW



Document Number
LA-E321P

Date: Wednesday, November 30, 2016 Sheet 36 of 72

Security Classification	Compal Secret Data		
Issued Date	2016/01/01	Deciphered Date	2017/01/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG CUSTOMS AND BORDER PROTECTION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Rev
1.0










DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.			
RJ45			
Size	Document Number	Rev	
	LA-E321P	1.0	
Date:	Thursday, December 08, 2016	Sheet	38 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





WLAN/BT



NGFF slot 1 Key A



WWAN/LTE/HCA/Cache
NGFF slot 2 Key B



SIM Card Push-Push



STATE #	CONFIG_0	CONFIG_1	CONFIG_2	CONFIG_3	Module Type
0	0	0	0	0	SSD-SATA
8	1	0	0	0	WWAN
14	1	0	1	1	HCA-PCIE
15	1	1	1	1	Cache

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



M.2 Card-1/2

Size	Document Number
------	-----------------

LA-E321P



7

SSD
NGFF slot_3 Key M



PEDET	Module Type
0	SATA
1	PCIE

SSD
NGFF slot_4 Key M



PEDET	Module Type
0	SATA
1	PCIE

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


M.2 Card-2/2

LA-E321P


Rev	1.0
-----	-----

Date: Wednesday, November 30, 2016 Sheet 41 of 72


Power Control for M.2 slot 1. & +3.3V_RUN Source



Power Control for M.2 slot 2.



Power Control for M.2 slot 3. Source Power Control for M.2 slot 4. Source







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

M.2 Card PWR

File	Document Number	Rev
Size	LA-E321P	1.0
Date:	Wednesday, November 30, 2016	Sheet 42 of 72



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





HDD_IFDET	DEVICE interface
0	SATA
1	PCIE

SATA_EXP_IFDET	DEVICE interface
0	SATA
1	PCIE

SATA_EXP_IFDET	channel on
0	A-->B1
1	A-->B2







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Docking

LA-E321P

Date: Thursday, December 08, 2016 Sheet 45 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

USB/Codec/Card reader IO/B

Display daughter /B

Right Side JUSB1-----

Right Side JUSB2

Right Side JUSB3


TO TBT

TO DP


Footprint change to "S"

Footprint change to "S"

Power Button CONN



Power Switch for debug




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

IO / PWR Button			Rev
File	Document Number	LA-E321P	0
Date:	Wednesday, November 30, 2016	Sheet	46 of 72






Breath LED





LED Circuit Control Table		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1


BATT LED



To LED/B Conn



Fiducial Mark



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			
LED / Screw hole			
Size	Document Number		Rev
	LA-E321P		1.0
Date:	Wednesday, November 30, 2016		Sheet 49 of 72

Touch Pad



Keyboard



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

KB / TP / RSMRST#


LA-E321P

Rev	1.0
-----	-----


Date: Thursday, December 08, 2016

Sheet 50 of 72


72



**+3.3V_ALW to +3.3V_MXM
+5V_ALW to +5V_MXM**




+3.3V_ALW_PCH Source




+5V_RUN Source


+3.3V_RUN Source




+1.0V_PRIM to +1.0V_RUN



+1.8V_RUN Source



MXM_PWR_SRC Source



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Power Control

Size Document Number **LA-E321P** Rev 1.0
Date: Wednesday, November 30, 2016 Sheet 51 of 72

EMI Part (47.1)




EVT change item from Miramar schematic

DVT1.0 change item


DVT2.0 change item

Pilot build change item


COIN RTC Battery




EMI Part (47.1)




EMI Part (47.1)



EMI Part (47.1)



EMI Part (47.1)




DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPANY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	+DCIN
Size	Document Number
LA-E321P	
Date	Thursday, December 08, 2016
Sheet	52 of 72

Date: Wednesday, November 30, 2016 Sheet 53 of 72




+VCC_IO
TDC 3.85A
Peak Current 5.5 A
OCF Current 8 A
TYP MAX
Choke DCR 13.0mohm , 14.0mohm

proximal
PR311 0 ohm PR314 10 ohm PR316 10 ohm
remote
PR311 10 ohm PR314 0 ohm PR316 0 ohm

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Title	+VCC_IO 0.95V	
Size	Document Number	Rev
	LA-E321P	0.3
Date:	Wednesday, November 30, 2016	Sheet 55 of 72

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


+VCCEDRAM, 1V

LA-E321P

Rev 0.3

Date: Wednesday, November 30, 2016 Sheet 57 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


+VCC_EOPIO, 1V

LA-E321P

Rev 0.3

Date: Wednesday, November 30, 2016 Sheet 58 of 72

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




+1.0V_PRIMP
 Ripple voltage -
 Static load 3% / Dynamic load 5%
 Frequency 290kHz
 TDC 5.34A
 Peak Current 7.62A
 OCP current 9.75A
 TYP MAX
 H/S Rds(on) 24mohm , 30mohm
 L/S Rds(on) 13.5mohm , 16.5mohm
 Choke DCR 11mohm
 Bulk cap ESR 17mohm

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN AUTHORIZATION OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	+1.0V PRIM		
Size	Document Number	Rev	
	LA-E321P	0.3	
Date:	Wednesday, November 30, 2016	Sheet	60 of 72







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Document Number
LA-E321P

Date: Thursday, December 08, 2016 Sheet 63 of 72




+VCC_CORE:
H44e H42
TDC: 56A 50A
Peak Current 74A 68A
Choke Idc: 36A / Isat: 45A
DCR 0.66mohm +7%


DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPANY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


		Compal Electronics, Inc.	
		+VCC_CORE	
File	Document Number	LA-E321P	
Size		Rev 0.3	
Date	Wednesday, November 30, 2016	Sheet	64 of 72



Only H44e



+VCC_GT:
 TDC: H44e H42
 70A 25A
 Peak Current 94A 55A
 Choke Idc: 36A / Isat: 45A
 DCR 0.66mohm +7%




DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPANY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc. +VCC_GT	
		LA-E321P	Rev 0.3
File:	Document Number:	Date: Wednesday, November 30, 2016	Sheet 65 of 72

Only H44e



DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.


+VCC_GTX

LA-E321P

Date: Wednesday, November 30, 2016 Sheet 66 of 72

Rev	0.3
-----	-----

Timing Diagram for S5 to S0 mode



DELL CONFIDENTIAL/PROPRIETARY

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	39	HW	2016/06/07	Compal	System cannot detect USH/B	Change RZ72 to 0ohm_short for load SW power to turn on +3.3V_CV2, +3.3V_FPM	0.2 (X01)
2	33	HW	2016/06/07	Compal	Mini DP can not display	Change HD3SS214 operate mode change from standby mode to normal mode, pop R107, depop R108	0.2 (X01)
3	39	HW	2016/06/07	Compal	Reverse for version B TPM IC design	Reverse RZ124, contact from SIO_SLP_S0# to TPM_LPM#	0.2 (X01)
4	14, 17	HW	2016/06/07	Compal	Change 330uf cap placement	Pop CD14, de-pop CD61	0.2 (X01)
6	48	HW	2016/06/08	Compal	For press power button over 20 sec, EC can sent RTCRST_ON to reset RTC	add R808, R809, Q371, and connect R808.1, Q371.2 to U51.B8	0.2 (X01)
7	38	HW	2016/06/08	Compal	C481 package change	Change from 0603 to 0402	0.2 (X01)
8	19	HW	2016/06/28	Compal	TBT_CIO_PLUG_EVENT# pull up change from +3.3V_ALW to +3.3V_ALW_PCH for power leakage	TBT_CIO_PLUG_EVENT# add RH366 pull to +3.3V_ALW_PCH, de-pop RH341	0.2 (X01)
9	46	HW	2016/06/28	Compal	To prevent damage with Miramar I/O board	Rotate JIO1 180 degree	0.2 (X01)
10	48	HW	2016/07/01	Compal	Board ID resistor value change	R875 change from 240k to 130k	0.2 (X01)
11	48	HW	2016/07/01	Compal	reserve for DPWROK sequence	Align BR team, add UE7, CE10, RE348, CE5	0.2 (X01)
12	39	HW	2016/07/01	Compal	USH_PWR_STATE voltage level keep high	change RZ10 from 1M to 100Kohm, depop DZ3, pop RZ76	0.2 (X01)
13	40	HW	2016/07/04	Compal	leverage X8-reserved 0 ohm on COEX1~3 between WWAN and WLAN	Add reserve RZ125, RZ126, RZ127	0.2 (X01)
14	47	HW	2016/07/04	Compal	leverage X8-TBT_RESET_N_EC add R886 PD 100Kohm	Add R886	0.2 (X01)
15	39	HW	2016/07/04	Compal	TPM leverage X8	change RZ111 from 0ohm-short to 0ohm, depop RZ111, RZ112, RZ82, QZ2, pop RZ124	0.2 (X01)
16	25	RF	2016/07/05	Compal	5.76G noise mitigation	RH363 and RH362 change from 0ohm to BLM15GA750SN1	0.2 (X01)
17	33	HW	2016/07/05	Compal	U636 HD3SS214ZQER footprint incorrect	Swap U636 pin E1, E2	0.2 (X01)
18	7	HW	2016/08/08	Compal	Design Guide	RC316 change from 1.5k to 3k	0.3 (X02)
19	50	HW	2016/08/08	Compal	Touchpad riseing time fail	Change RZ114, RZ115 from 4.7k to 2.2k	0.3 (X02)
20	21	HW	2016/08/08	Compal	Crystal EA test	CH4, CH5 change from 18pf to 15pf	0.3 (X02)
21	18, 21	HW	2016/08/25	Compal	add CLK_REQ# isolation for N17P/N17E MXM card	change QH3 to Q6 and connect Q6.1 to CLKREQ_PEG#0, Q6.2 to DGPU_PWROK, Q6.3 to MXM_CLK_REQ#, depop R1978	0.3 (X02)
22	31	HW	2016/08/25	Compal	Dock port1 DP test	Depop R99	0.3 (X02)
23	46	HW	2016/08/25	Compal	support USB3.0 wake in S3	JIO1.37 change from +3.3V_RUN to +3.3V_ALW	0.3 (X02)
24	18, 47	HW	2016/08/25	Compal	support UMA sku	add @R1973 between UH1.T45 and U46.B59, depop R803, pop R800	0.3 (X02)
25	39	HW	2016/08/25	Compal	add USH protect circuit for EC	add DZ4, @DZ5, @DZ6, DZ7, @DZ8, RZ128, @RZ129, UZ32, @RZ130, RZ131-RZ134, CZ98-CZ102, remove @RZ70, @RZ73, @RZ74, @RZ75, @RZ76, @RZ77, @RZ78, @RZ79, @RZ80, @RZ81, @RZ82, @RZ83, @RZ84, @RZ85, @RZ86, @RZ87, @RZ88, @RZ89, @RZ90, @RZ91, @RZ92, @RZ93, @RZ94, @RZ95, @RZ96, @RZ97, @RZ98, @RZ99, @RZ100, @RZ101, @RZ102, @RZ103, @RZ104, @RZ105, @RZ106, @RZ107, @RZ108, @RZ109, @RZ110, @RZ111, @RZ112, @RZ113, @RZ114, @RZ115, @RZ116, @RZ117, @RZ118, @RZ119, @RZ120, @RZ121, @RZ122, @RZ123, @RZ124, @RZ125, @RZ126, @RZ127, @RZ128, @RZ129, @RZ130, @RZ131, @RZ132, @RZ133, @RZ134, @RZ135, @RZ136, @RZ137, @RZ138, @RZ139, @RZ140, @RZ141, @RZ142, @RZ143, @RZ144, @RZ145, @RZ146, @RZ147, @RZ148, @RZ149, @RZ150, @RZ151, @RZ152, @RZ153, @RZ154, @RZ155, @RZ156, @RZ157, @RZ158, @RZ159, @RZ160, @RZ161, @RZ162, @RZ163, @RZ164, @RZ165, @RZ166, @RZ167, @RZ168, @RZ169, @RZ170, @RZ171, @RZ172, @RZ173, @RZ174, @RZ175, @RZ176, @RZ177, @RZ178, @RZ179, @RZ180, @RZ181, @RZ182, @RZ183, @RZ184, @RZ185, @RZ186, @RZ187, @RZ188, @RZ189, @RZ190, @RZ191, @RZ192, @RZ193, @RZ194, @RZ195, @RZ196, @RZ197, @RZ198, @RZ199, @RZ200, @RZ201, @RZ202, @RZ203, @RZ204, @RZ205, @RZ206, @RZ207, @RZ208, @RZ209, @RZ210, @RZ211, @RZ212, @RZ213, @RZ214, @RZ215, @RZ216, @RZ217, @RZ218, @RZ219, @RZ220, @RZ221, @RZ222, @RZ223, @RZ224, @RZ225, @RZ226, @RZ227, @RZ228, @RZ229, @RZ230, @RZ231, @RZ232, @RZ233, @RZ234, @RZ235, @RZ236, @RZ237, @RZ238, @RZ239, @RZ240, @RZ241, @RZ242, @RZ243, @RZ244, @RZ245, @RZ246, @RZ247, @RZ248, @RZ249, @RZ250, @RZ251, @RZ252, @RZ253, @RZ254, @RZ255, @RZ256, @RZ257, @RZ258, @RZ259, @RZ260, @RZ261, @RZ262, @RZ263, @RZ264, @RZ265, @RZ266, @RZ267, @RZ268, @RZ269, @RZ270, @RZ271, @RZ272, @RZ273, @RZ274, @RZ275, @RZ276, @RZ277, @RZ278, @RZ279, @RZ280, @RZ281, @RZ282, @RZ283, @RZ284, @RZ285, @RZ286, @RZ287, @RZ288, @RZ289, @RZ290, @RZ291, @RZ292, @RZ293, @RZ294, @RZ295, @RZ296, @RZ297, @RZ298, @RZ299, @RZ300, @RZ301, @RZ302, @RZ303, @RZ304, @RZ305, @RZ306, @RZ307, @RZ308, @RZ309, @RZ310, @RZ311, @RZ312, @RZ313, @RZ314, @RZ315, @RZ316, @RZ317, @RZ318, @RZ319, @RZ320, @RZ321, @RZ322, @RZ323, @RZ324, @RZ325, @RZ326, @RZ327, @RZ328, @RZ329, @RZ330, @RZ331, @RZ332, @RZ333, @RZ334, @RZ335, @RZ336, @RZ337, @RZ338, @RZ339, @RZ340, @RZ341, @RZ342, @RZ343, @RZ344, @RZ345, @RZ346, @RZ347, @RZ348, @RZ349, @RZ350, @RZ351, @RZ352, @RZ353, @RZ354, @RZ355, @RZ356, @RZ357, @RZ358, @RZ359, @RZ360, @RZ361, @RZ362, @RZ363, @RZ364, @RZ365, @RZ366, @RZ367, @RZ368, @RZ369, @RZ370, @RZ371, @RZ372, @RZ373, @RZ374, @RZ375, @RZ376, @RZ377, @RZ378, @RZ379, @RZ380, @RZ381, @RZ382, @RZ383, @RZ384, @RZ385, @RZ386, @RZ387, @RZ388, @RZ389, @RZ390, @RZ391, @RZ392, @RZ393, @RZ394, @RZ395, @RZ396, @RZ397, @RZ398, @RZ399, @RZ400, @RZ401, @RZ402, @RZ403, @RZ404, @RZ405, @RZ406, @RZ407, @RZ408, @RZ409, @RZ410, @RZ411, @RZ412, @RZ413, @RZ414, @RZ415, @RZ416, @RZ417, @RZ418, @RZ419, @RZ420, @RZ421, @RZ422, @RZ423, @RZ424, @RZ425, @RZ426, @RZ427, @RZ428, @RZ429, @RZ430, @RZ431, @RZ432, @RZ433, @RZ434, @RZ435, @RZ436, @RZ437, @RZ438, @RZ439, @RZ440, @RZ441, @RZ442, @RZ443, @RZ444, @RZ445, @RZ446, @RZ447, @RZ448, @RZ449, @RZ450, @RZ451, @RZ452, @RZ453, @RZ454, @RZ455, @RZ456, @RZ457, @RZ458, @RZ459, @RZ460, @RZ461, @RZ462, @RZ463, @RZ464, @RZ465, @RZ466, @RZ467, @RZ468, @RZ469, @RZ470, @RZ471, @RZ472, @RZ473, @RZ474, @RZ475, @RZ476, @RZ477, @RZ478, @RZ479, @RZ480, @RZ481, @RZ482, @RZ483, @RZ484, @RZ485, @RZ486, @RZ487, @RZ488, @RZ489, @RZ490, @RZ491, @RZ492, @RZ493, @RZ494, @RZ495, @RZ496, @RZ497, @RZ498, @RZ499, @RZ500, @RZ501, @RZ502, @RZ503, @RZ504, @RZ505, @RZ506, @RZ507, @RZ508, @RZ509, @RZ510, @RZ511, @RZ512, @RZ513, @RZ514, @RZ515, @RZ516, @RZ517, @RZ518, @RZ519, @RZ520, @RZ521, @RZ522, @RZ523, @RZ524, @RZ525, @RZ526, @RZ527, @RZ528, @RZ529, @RZ530, @RZ531, @RZ532, @RZ533, @RZ534, @RZ535, @RZ536, @RZ537, @RZ538, @RZ539, @RZ540, @RZ541, @RZ542, @RZ543, @RZ544, @RZ545, @RZ546, @RZ547, @RZ548, @RZ549, @RZ550, @RZ551, @RZ552, @RZ553, @RZ554, @RZ555, @RZ556, @RZ557, @RZ558, @RZ559, @RZ560, @RZ561, @RZ562, @RZ563, @RZ564, @RZ565, @RZ566, @RZ567, @RZ568, @RZ569, @RZ570, @RZ571, @RZ572, @RZ573, @RZ574, @RZ575, @RZ576, @RZ577, @RZ578, @RZ579, @RZ580, @RZ581, @RZ582, @RZ583, @RZ584, @RZ585, @RZ586, @RZ587, @RZ588, @RZ589, @RZ590, @RZ591, @RZ592, @RZ593, @RZ594, @RZ595, @RZ596, @RZ597, @RZ598, @RZ599, @RZ600, @RZ601, @RZ602, @RZ603, @RZ604, @RZ605, @RZ606, @RZ607, @RZ608, @RZ609, @RZ610, @RZ611, @RZ612, @RZ613, @RZ614, @RZ615, @RZ616, @RZ617, @RZ618, @RZ619, @RZ620, @RZ621, @RZ622, @RZ623, @RZ624, @RZ625, @RZ626, @RZ627, @RZ628, @RZ629, @RZ630, @RZ631, @RZ632, @RZ633, @RZ634, @RZ635, @RZ636, @RZ637, @RZ638, @RZ639, @RZ640, @RZ641, @RZ642, @RZ643, @RZ644, @RZ645, @RZ646, @RZ647, @RZ648, @RZ649, @RZ650, @RZ651, @RZ652, @RZ653, @RZ654, @RZ655, @RZ656, @RZ657, @RZ658, @RZ659, @RZ660, @RZ661, @RZ662, @RZ663, @RZ664, @RZ665, @RZ666, @RZ667, @RZ668, @RZ669, @RZ670, @RZ671, @RZ672, @RZ673, @RZ674, @RZ675, @RZ676, @RZ677, @RZ678, @RZ679, @RZ680, @RZ681, @RZ682, @RZ683, @RZ684, @RZ685, @RZ686, @RZ687, @RZ688, @RZ689, @RZ690, @RZ691, @RZ692, @RZ693, @RZ694, @RZ695, @RZ696, @RZ697, @RZ698, @RZ699, @RZ700, @RZ701, @RZ702, @RZ703, @RZ704, @RZ705, @RZ706, @RZ707, @RZ708, @RZ709, @RZ710, @RZ711, @RZ712, @RZ713, @RZ714, @RZ715, @RZ716, @RZ717, @RZ718, @RZ719, @RZ720, @RZ721, @RZ722, @RZ723, @RZ724, @RZ725, @RZ726, @RZ727, @RZ728, @RZ729, @RZ730, @RZ731, @RZ732, @RZ733, @RZ734, @RZ735, @RZ736, @RZ737, @RZ738, @RZ739, @RZ740, @RZ741, @RZ742, @RZ743, @RZ744, @RZ745, @RZ746, @RZ747, @RZ748, @RZ749, @RZ750, @RZ751, @RZ752, @RZ753, @RZ754, @RZ755, @RZ756, @RZ757, @RZ758, @RZ759, @RZ760, @RZ761, @RZ762, @RZ763, @RZ764, @RZ765, @RZ766, @RZ767, @RZ768, @RZ769, @RZ770, @RZ771, @RZ772, @RZ773, @RZ774, @RZ775, @RZ776, @RZ777, @RZ778, @RZ779, @RZ780, @RZ781, @RZ782, @RZ783, @RZ784, @RZ785, @RZ786, @RZ787, @RZ788, @RZ789, @RZ790, @RZ791, @RZ792, @RZ793, @RZ794, @RZ795, @RZ796, @RZ797, @RZ798, @RZ799, @RZ800, @RZ801, @RZ802, @RZ803, @RZ804, @RZ805, @RZ806, @RZ807, @RZ808, @RZ809, @RZ810, @RZ811, @RZ812, @RZ813, @RZ814, @RZ815, @RZ816, @RZ817, @RZ818, @RZ819, @RZ820, @RZ821, @RZ822, @RZ823, @RZ824, @RZ825, @RZ826, @RZ827, @RZ828, @RZ829, @RZ830, @RZ831, @RZ832, @RZ833, @RZ834, @RZ835, @RZ836, @RZ837, @RZ838, @RZ839, @RZ840, @RZ841, @RZ842, @RZ843, @RZ844, @RZ845, @RZ846, @RZ847, @RZ848, @RZ849, @RZ850, @RZ851, @RZ852, @RZ853, @RZ854, @RZ855, @RZ856, @RZ857, @RZ858, @RZ859, @RZ860, @RZ861, @RZ862, @RZ863, @RZ864, @RZ865, @RZ866, @RZ867, @RZ868, @RZ869, @RZ870, @RZ871, @RZ872, @RZ873, @RZ874, @RZ875, @RZ876, @RZ877, @RZ878, @RZ879, @RZ880, @RZ881, @RZ882, @RZ883, @RZ884, @RZ885, @RZ886, @RZ887, @RZ888, @RZ889, @RZ890, @RZ891, @RZ892, @RZ893, @RZ894, @RZ895, @RZ896, @RZ897, @RZ898, @RZ899, @RZ900, @RZ901, @RZ902, @RZ903, @RZ904, @RZ905, @RZ906, @RZ907, @RZ908, @RZ909, @RZ910, @RZ911, @RZ912, @RZ913, @RZ914, @RZ915, @RZ916, @RZ917, @RZ918, @RZ919, @RZ920, @RZ921, @RZ922, @RZ923, @RZ924, @RZ925, @RZ926, @RZ927, @RZ928, @RZ929, @RZ930, @RZ931, @RZ932, @RZ933, @RZ934, @RZ935, @RZ936, @RZ937, @RZ938, @RZ939, @RZ940, @RZ941, @RZ942, @RZ943, @RZ944, @RZ945, @RZ946, @RZ947, @RZ948, @RZ949, @RZ950, @RZ951, @RZ952, @RZ953, @RZ954, @RZ955, @RZ956, @RZ957, @RZ958, @RZ959, @RZ960, @RZ961, @RZ962, @RZ963, @RZ964, @RZ965, @RZ966, @RZ967, @RZ968, @RZ969, @RZ970, @RZ971, @RZ972, @RZ973, @RZ974, @RZ975, @RZ976, @RZ977, @RZ978, @RZ979, @RZ980, @RZ981, @RZ982, @RZ983, @RZ984, @RZ985, @RZ986, @RZ987, @RZ988, @RZ989, @RZ990, @RZ991, @RZ992, @RZ993, @RZ994, @RZ995, @RZ996, @RZ997, @RZ998, @RZ999, @RZ1000, @RZ1001, @RZ1002, @RZ1003, @RZ1004, @RZ1005, @RZ1006, @RZ1007, @RZ1008, @RZ1009, @RZ1010, @RZ1011, @RZ1012, @RZ1013, @RZ1014, @RZ1015, @RZ1016, @RZ1017, @RZ1018, @RZ1019, @RZ1020, @RZ1021, @RZ1022, @RZ1023, @RZ1024, @RZ1025, @RZ1026, @RZ1027, @RZ1028, @RZ1029, @RZ1030, @RZ1031, @RZ1032, @RZ1033, @RZ1034, @RZ1035, @RZ1036, @RZ1037, @RZ1038, @RZ1039, @RZ1040, @RZ1041, @RZ1042, @RZ1043, @RZ1044, @RZ1045, @RZ1046, @RZ1047, @RZ1048, @RZ1049, @RZ1050, @RZ1051, @RZ1052, @RZ1053, @RZ1054, @RZ1055, @RZ1056, @RZ1057, @RZ1058, @RZ1059, @RZ1060, @RZ1061, @RZ1062, @RZ1063, @RZ1064, @RZ1065, @RZ1066, @RZ1067, @RZ1068, @RZ1069, @RZ1070, @RZ1071, @RZ1072, @RZ1073, @RZ1074, @RZ1075, @RZ1076, @RZ1077, @RZ1078, @RZ1079, @RZ1080, @RZ1081, @RZ1082, @RZ1083, @RZ1084, @RZ1085, @RZ1086, @RZ1087, @RZ1088, @RZ1089, @RZ1090, @RZ1091, @RZ1092, @RZ1093, @RZ1094, @RZ1095, @RZ1096, @RZ1097, @RZ1098, @RZ1099, @RZ1100, @RZ1101, @RZ1102, @RZ1103, @RZ1104, @RZ1105, @RZ1106, @RZ1107, @RZ1108, @RZ1109, @RZ1110, @RZ1111, @RZ1112, @RZ1113, @RZ1114, @RZ1115, @RZ1116, @RZ1117, @RZ1118, @RZ1119, @RZ1120, @RZ1121, @RZ1122, @RZ1123, @RZ1124, @RZ1125, @RZ1126, @RZ1127, @RZ1128, @RZ1129, @RZ1130, @RZ1131, @RZ1132, @RZ1133, @RZ1134, @RZ1135, @RZ1136, @RZ1137, @RZ1138, @RZ1139, @RZ1140, @RZ1141, @RZ1142, @RZ1143, @RZ1144, @RZ1145, @RZ1146, @RZ1147, @RZ1148, @RZ1149, @RZ1150, @RZ1151, @RZ1152, @RZ1153, @RZ1154, @RZ1155, @RZ1156, @RZ1157, @RZ1158, @RZ1159, @RZ1160, @RZ1161, @RZ1162, @RZ1163, @RZ1164, @RZ1165, @RZ1166, @RZ1167, @RZ1168, @RZ1169, @RZ1170, @RZ1171, @RZ1172, @RZ1173, @RZ1174, @RZ1175, @RZ1176, @RZ1177, @RZ1178, @RZ1179, @RZ1180, @RZ1181, @RZ1182, @RZ1183, @RZ1184, @RZ1185, @RZ1186, @RZ1187, @RZ1188, @RZ1189, @RZ1190, @RZ1191, @RZ1192, @RZ1193, @RZ1194, @RZ1195, @RZ1196, @RZ1197, @RZ1198, @RZ1199, @RZ1200, @RZ1201, @RZ1202, @RZ1203, @RZ1204, @RZ1205, @RZ1206, @RZ1207, @RZ1208, @RZ1209, @RZ1210, @RZ1211, @RZ1212, @RZ1213, @RZ1214, @RZ1215, @RZ1216, @RZ1217, @RZ1218, @RZ1219, @RZ1220, @RZ1221, @RZ1222, @RZ1223, @RZ1224, @RZ1225, @RZ1226, @RZ1227, @RZ1228, @RZ1229, @RZ1230, @RZ1231, @RZ1232, @RZ1233, @RZ1234, @RZ1235, @RZ1236, @RZ1237, @RZ1238, @RZ1239, @RZ1240, @RZ1241, @RZ1242, @RZ1243, @RZ1244, @RZ1245, @RZ1246, @RZ1247, @RZ1248, @RZ1249, @RZ1250, @RZ1251, @RZ1252, @RZ1253, @RZ1254, @RZ1255, @RZ1256, @RZ1257, @RZ1258, @RZ1259, @RZ1260, @RZ1261, @RZ1262, @RZ1263, @RZ1264, @RZ1265, @RZ1266, @RZ1267, @RZ1268, @RZ1269, @RZ1270, @RZ1271, @RZ1272, @RZ1273, @RZ1274, @RZ1275, @RZ1276, @RZ1277, @RZ1278, @RZ1279, @RZ1280, @RZ1281, @RZ1282, @RZ1283, @RZ1284, @RZ1285, @RZ1286, @RZ1287, @RZ1288, @RZ1289, @RZ1290, @RZ1291, @RZ1292, @RZ1293, @RZ1294, @RZ1295, @RZ1296, @RZ1297, @RZ1298, @RZ1299, @RZ1300, @RZ1301, @RZ1302, @RZ1303, @RZ1304, @RZ1305, @RZ1306, @RZ1307, @RZ1308, @RZ1309, @RZ1310, @RZ1311, @RZ1312, @RZ1313, @RZ1314, @RZ1315, @RZ1316, @RZ1317, @RZ1318, @RZ1319, @RZ1320, @RZ1321, @RZ1322, @RZ1323, @RZ1324, @RZ1325, @RZ1326, @RZ1327, @RZ1328, @RZ1329, @RZ1330, @RZ1331, @RZ1332, @RZ1333, @RZ1334, @RZ1335, @RZ1336, @RZ1337, @RZ1338, @RZ1339, @RZ1340, @RZ1341, @RZ1342, @RZ1343, @RZ1344, @RZ1345, @RZ1346, @RZ1347, @RZ1348, @RZ1349, @RZ1350, @RZ1351, @RZ1352, @RZ1353, @RZ1354, @RZ1355, @RZ1356, @RZ1357, @RZ1358, @RZ1359, @RZ1360, @RZ1361, @RZ1362, @RZ1363, @RZ1364, @RZ1365, @RZ1366, @RZ1367, @RZ1368, @RZ1369, @RZ1370, @RZ1371, @RZ1372, @RZ1373, @RZ1374, @RZ1375, @RZ1376, @RZ1377, @RZ1378, @RZ1379, @RZ1380, @RZ1381, @RZ1382, @RZ1383, @RZ1384, @RZ1385, @RZ1386, @RZ1387, @RZ1388, @RZ1389, @RZ1390, @RZ1391, @RZ1392, @RZ1393, @RZ1394, @RZ1395, @RZ1396, @RZ1397, @RZ1398, @RZ1399, @RZ1400, @RZ1401, @RZ1402, @RZ1403, @RZ	

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
27	45	HW	2016/08/31	Compal	add Docking protect circuit for EC	Add D101,@R210	0.3 (X02)
28	48	HW	2016/08/31	Compal	Board ID resistor value change	R875 change from 130k to 33k	0.3 (X02)
29	38	HW	2016/09/05	compal	EMI EA	change C485 from 150pF to 10pF	0.3 (X02)
30	39	HW	2016/09/08	compal	leverage X8-change TPM MPN to NPCT650VB2YX	change U637 from SA00008EL70 to SA00008EL80	0.3 (X02)
31	39	HW	2016/09/08	compal	remove reserve component on USH	remove DZ3,change RZ76 to 0ohm_short	0.3 (X02)
32	11.12	HW	2016/09/08	compal	reduce ripple of +1.0V_VCCST,+1.0V_VCCSTG,+1.0V_PRIMP	change CZ82, CZ88, CC195,CC186,CZ63,CZ90 to 10uf_0402	0.3 (X02)
33	12,19	HW	2016/09/12	INTEL	PDG1.0	change RH73 from 43ohm to 13ohm,CC187,CC188,C189 from 22uF to 10uF	0.3 (X02)
34	33	HW	2016/10/14	compal	AMD MXM CARD,display icon SHOW 3 Display when plug lmonitor	Add R153,R154 PD on MXM_DPB_HPD,PCH_DPD_HPD	1.0 (A00)
35	48	HW	2016/10/14	compal	Board ID change to A00	change R875 from 33Kohm to 4.3Kohm	1.0 (A00)
36	48	HW	2016/10/14	compal	advance BTB connector connection	change JIO1 from QT50A01-29100-7H to QT50A01-29200-7H,JIO2 from QT50A61-29100-7H to QT50A61-29200-7H	1.0 (A00)
37	18	HW	2016/10/14	compal	reserve for NV request	Add @R155 between U17.1 and U17.2,add R156 between U17.1 and ACAV_IN	1.0 (A00)
38	31	HW	2016/10/14	Compal	Dock port1 DP test	Pop R99	1.0 (A00)


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title EE P.I.R -02			
Size	Document Number	Rev 1.0	
LA-E321P			
Date: Wednesday, November 30, 2016 Sheet 70 of 72			

Version Change List (P. I. R. List)Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	52 57	POWER	4/29	COMPAL	change PBAT_SMBCLK,CHARGER_SMBCLK; PBAT_SMBDAT,CHARGER_SMBDAT net name for HW request	PBAT_SMBCLK,CHARGER_SMBCLK change to CHARGER_PBAT_SMBCLK; PBAT_SMBDAT,CHARGER_SMBDAT change to CHARGER_PBAT_SMBDAT	Rev.01
2	52	POWER	5/4	COMPAL	for EMC request , pop and change PC15 from 0.1U to 1000P	change PC15 from 0.1U(SE042104K80) to 1000P (SE074102K80)	Rev.01
3	52	POWER	5/4	COMPAL	for EMC request , pop and change PC15 from 0.1U to 1000P	change PC15 from 0.1U(SE042104K80) to 1000P (SE074102K80)	Rev.01
4	56	POWER	5/12	COMPAL	for DDR4 2400 current request, change output choke to support	PL400 change from SH000000YG00 (S COIL 1UH +-30% 2.8A 4X4X2 FERRITE) to SH000000IW00 (S COIL 1UH +-20% PCMB042T-1R0MS 4.5A)	Rev.01
5	54	POWER	7/1	COMPAL	for RAM issue , HW request to change from 1.2V to 1.235V	change PR204 from 12K(SD034120280) to 13K(SD034130280)	Rev.02
6	64 65 67	POWER	7/1	COMPAL	For FAE check,pop Dr.MOS EMC part and change bootstrap resister to reduce the ringing of SW node	change PR1201 PR1202 PR1208 PR1401 PR1402 PR1701 from SD013200B80 (S RES 1/10W 2 +-5% 0603) to SD000000YH00 (S RES 1/10W 3.9 +-5% 0603)	Rev.02
7	64 65 67	POWER	7/11	COMPAL	For FAE check, change snubber resister to reduce the ringing of SW node	change PR1206 PR1207 PR12011 PR1406 PR1407 PR1702 from SD001200B80 (S RES 1/4W 2 +-5% 1206) to SD011100B80 (S RES 1/4W 1 +-5% 1206)	Rev.02
8	59	POWER	7/22	COMPAL	For Temp voltage test , +DC_IN setting for ACAVIN_NB need less than 17.55V , so change PR737 to achieve	change PR737 from SD034665380(S RES 1/16W 665K +-1% 0402) to SD034634380(S RES 1/16W 634K +-1% 0402)	Rev.02
9	53	POWER	9/2	COMPAL	With compal rule , need to use even part to back to back for acoustic noise improvement so add 3.3V/5V input MLCC to achieve	change PC101,PC102 from SE000000QK00(S CER CAP 10U 25V K X5R 0805 H1.25) to SE000006R80(S CER CAP 4.7U 25V K X5R 0805 H1.25) and add PC122,PC123 SE000006R80(S CER CAP 4.7U 25V K X5R 0805 H1.25)	Rev.03


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
	Title PWR_PIR		
	Size	Document Number LA-E321P	Rev 0.3
	Date: Wednesday, November 30, 2016 Sheet 71 of 72		

Version Change List (P. I. R. List)Page 2

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
10	63	POWER	9/2	COMPAL	Change SW to controller resisters size from 0402 to 0603 to improve initial voltage for FAE suggest	change PR1143,PR1146,PR1148 from 82.5K 0402(SD000002780) to 82.5K 0603(SD014825280) and PR1145,PR1147 from 56.2K 0402(SD000001580) to 56.2K 0603(SD014562280)	Rev.03
11	60 63	POWER	9/2	COMPAL	To improve HW side +1.0V_VCCST ,+1.0V_VCCSTG and +1.0V_VCCSFR output ripple , change 1.0V_PRIM choke and VCCST MLCC	Change PL800 from SH000002200 (S COIL 1UH +-20% 6.6A 5X5X3 MOLDING) to SH00000R810 (S COIL 2.2UH +-20% PCMB053T-2R2MS 5.5A) and PC1101 from SE00000G880 (S CER CAP 0.1U 25V K X5R 0402) to SE00000UD00 (S CER CAP 10U 6.3V M X5R 0402)	Rev.03
12	63	POWER	9/12	COMPAL	For SA Loadline and Iout improvement , modify parameter of VR ciruit from FAE suggestion	Pop PC1140 and change from 1000P (SE074102K80) to 2200P (SE074222K80); change PR1107 from short pad to 1K (SD028100180); change PR1109 from 1.43K (SD034143180) to 1.58K (SD00000S780); change PR1112 from 30K (SD034300280) to 28K (SD034280280)	Rev.03
13	63	POWER	9/14	COMPAL	For IA,GT Loadline and Iout improvement , modify parameter of VR ciruit from FAE suggestion	IA part Change PR1143,PR1146,PR1148 from 82.5K (SD014825280) to 88.7K (SD014887280); change PR1132 from 24.3K to 26.7K (SD034267280); GT part Change PR1145,PR1147 from 56.2K (SD014562280) to 61.9K (SD014619280); change PR1135 from 22.6K to 24.9K (SD034249280)	Rev.03
14	53 59 60	POWER	9/20	COMPAL	For Dell request , 3.3V/5V HS and LS MOS should be used with the same vendor	High side MOS Change PQ100,PQ101,PQ800 from SB00000IA00 (S TR S1S412DN-T1-GE3 1N POWERPAK1212-8) to SB00000H800 (S TR AON7408L 1N DFN); Low side MOS Change PQ102,PQ103,PQ705 from SB00000N800 (S TR FDMC7692S 1N MLP) to SB000010U00 (S TR AON7752 1N DFN3X3EP)	Rev.03
15	53	POWER	9/26	COMPAL	For HW request , need to increase 5V output voltage from 5V to 5.08V to reduce PD output voltage drop	Change PR101 from SD034150280 (S RES 1/16W 15K +-1% 0402) to SD034154280 (S RES 1/16W 15.4K +-1% 0402)	Rev.03
16	63	POWER	9/26	COMPAL	To meet intel SPEC for GT voltage , need to modify parameter of VR circuit	Change PR1127 from SD034100180 (S RES 1/16W 1K +-1% 0402) to SD034137180 (S RES 1/16W 1.37K +-1% 0402)	Rev.03
17	53	POWER	11/11	COMPAL	For type C test , change FB resisters to rise output voltage from 5V to 5.156V	Change PR101 from SD034158280 (S RES 1/16W 15.8K +-1% 0402) to SD034154280 (S RES 1/16W 15.4K +-1% 0402) change PR104 from SD028102280 (S RES 1/16W 10.2K +-1% 0402) to SD034976180 (S RES 1/16W 9.76K +-1% 0402)	Rev.10
18	54	POWER	11/11	COMPAL	For 1.2V damage issue , upgrade high side MOS to improve	Change PQ201 from SB00000K300 (S TR S1R472DP-T1-GE3 1N POWERPAK S08) to SB00000WY00 (S TR S1R414DP-T1-GE3 1N POWERPAK S08)	Rev.10
19	54	POWER	11/16	COMPAL	For 1.2V damage issue , change HS/LS MOS from Vishay to Magnachop and 1.235V change back to 1.2V	Change PQ201 from SB00000WY00 (S TR S1R414DP-T1-GE3 1N POWERPAK S08) to SB00001GP00 (S TR AON6380 1N DFN5X6-8); change PQ202 from SB00000WX00 (S TR S1R406DP-T1-GE3 1N POWERPAKS0-8) to SB00001GK00 (S TR AON6314 1N DFN5X6-8) change PR204 from SD034130280 (S RES 1/16W 13K +-1% 0402) to SD034120280S RES 1/16W 12K +-1% 0402)	Rev.10

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.			
	Title		PWR PIR
	Size	Document Number	LA-E321P
	Date:	Wednesday, November 30, 2016	Sheet 72 of 72

Rev 0.3